The Host-Engine Software Architecture for Parallel Digital Signal Processing
نویسندگان
چکیده
This paper describes a software architecture for parallel real-time signal processing systems. The architecture consists of two layers: the engine layer, which performs real-time signal processing, and the host layer, responsible for control and configuration operations. Client programs access DSP resources through “objects,” which encapsulate physical resources, signal processing algorithms, and support facilities such as scheduling, synchronisation, and inter-processor communications. The architecture provides a flexible model for construction of real-time parallel DSP systems, and can map onto many different singleand multi-processor configurations. It also provides a basis for hardware-independent access to DSP resources, rapid system construction, re-configurability, and dynamic user control over real-time processing. Two pilot implementations of this architecture are currently under construction.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملDigital Signal Processing Algorithm Optimization for Vliw Digital Signal Processors (invited)
Digital signal processors with Harvard architecture are being gradually replaced by digital signal processors with VLIW (Very Long Instruction Word) architecture for high-end applications. Owing to exploiting the principles of parallel instruction processing and parallel data processing, the new architecture provides the calculation power to implement complex algorithms of digital signal proces...
متن کاملSystem architecture of an adaptive reconfigurable DSP computing engine
Modern digital signal processing (DSP) applications call for computationally intensive data processing at very high data rates. In order to meet the high-performance/lowcost constraints, the state-of-the-art video processor should be a programmable design which performs various tasks in video applications without sacrificing the computational power and the manufacturing cost in exchange for suc...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کامل